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Introduction
A
pulsed width modulated signal is a square wave signal with a fixed
frequency and a digitally adjustable duty-cycle. Digital Pulsed Width
Modulators, also called DPWM, are widely used in power delivery applica-
tions, where the power transferred to the load is linked to the duty cycle of the
input signal. Typical power applications which require a DPWM are DC/DC
converters, like step-down (Buck) and step-up (Boost), inverters and class D
amplifiers. Pulsed width modulated signals are periodic, and due to their peri-
odicity, the energy of the frequency spectrum is concentrated around the fun-
damental switching frequency and it’s harmonics. Since in power application,
these switching signals make large amounts of current commute very fast, the
energy peaks in the spectrum can be very high and can overcome limits im-
posed by international regulations on Electromagnetic Interference (EMI).
EMI is an energy disturbance that affects the performance of electri-
cal/electronic circuits due to conducted power source or radiated electromag-
netic fields, that may interfere with the electronic equipment connected to it
or other equipment in proximity of it, causing problems like data loss, perfor-
mance degradation and even equipment damage. In power supplies, the two
prominent types of EMI are conducted EMI and radiated EMI. In switched-
mode power applications, conducted EMI is primarily caused by fast voltage
changes. Unfortunately, this is how all switched-mode power supplies work.
The fast edges contain many harmonics and these harmonics are coupled into
both inputs and outputs with different damping. The rise and fall times also in-
fluence the high frequency content of the noise. Reducing the switching speed
improves EMI behavior but reduces efficiency, especially in hard-switched
topologies. Radiated EMI issues in switched-mode power supplies are gen-
erally related to currents being switched. This usually happens in sync with
some clock frequency. Switching a current can trigger resonant tanks in the
application, and they then resonate with their characteristic frequency. It is
clear that EMI performance can no longer be considered only after the design
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is finished. Now days, the EMI reduction has become a major design issue.
Comprehensive regulations provide limitations to radiated and conducted
EMI generated when the power supply is connected to the mains. Two consid-
erations of these standards are:
• Limit the amount of emission (radiated/conducted) which a given appli-
cation generates;
• Define the minimum immunity levels (radiated/conducted) a given ap-
plication must tolerate without malfunction.
There are various standards e.g. CISPR (Europe), FCC (USA), and military
standards that specify the maximum allowable emission levels, and prescribe
also precise measurements procedures in order to evaluate compliance with
regulations. The common theme is that certain standards define the limit values
and their measurement methods and conventions, and additional documents
define the regulations for classes of applications in more detail. Addition-
ally, standards can be grouped into local/regional standards, MIL standards,
automotive standards, standards for the aircraft industry, for physically large
equipment, and for more specialized equipment (e.g. smart meters).
Many methods for reducing the EMI level have been developed. The
shielding is a traditional method for preventing EMI emissions. This method
consists in covering, fully or partially the emission location with electromag-
netic shields, that work by reflecting, absorbing or redirecting electric and/or
magnetic fields. However, shielded enclosures are a poor substitute for good
EMC design at the board level. Effective enclosures can add significant cost
and weight to a product and a single breach of the enclosure (e.g. an unfiltered
cable penetration) can completely eliminate any benefit the enclosure would
otherwise provide. In many cases, a product in a poorly designed shielded
enclosure will radiate more (or be more susceptible) than the same product
without the enclosure. Another traditional method that allows to reduce EMI
level is line-filtering. This method consists in using low-pass filters in order to
eliminate the high-order harmonics. In particular, this method reduces rise and
fall times of the signal in order to reduce the radiated EMI. The drawback is
that in high-speed systems the filtering reduces critical setup and hold margins
and increases the amounts of overshoot, resulting in a worsening of output sig-
nal jitter. It is important to note that the EMI filter will work most of the time
in an unmatched setup, with the line and load impedances different from the
design impedance of the filter, which is therefore reflecting most of the energy.
The spread spectrum technique is a well known approach to reduce EMI of
3electronic circuits by slowly sweeping (modulating) the frequency of a signal
within a given frequency range with a predetermined modulation waveform.
This approach allows to spread the energy associated to each clock harmonic
over a certain bandwidth mitigating in this way the peak power level which
may cause problems to other equipment.
In this work, a high-resolution Digital Pulsed-Width Modulator (DPWM)
is presented in all it’s aspects: design, simulations and post fabrication mea-
surements. The proposed DPWM is also capable of performing frequency
spreading on the generated output waveforms to reduce EMI.
The thesis is structured as follows:
• In the first part, following the electromagnetic interference (EMI) test
guidelines, the peak level reduction of the spectrum (modulation gain)
achievable by using frequency continuous modulated signals and fre-
quency discontinuous modulated signals is theoretically analyzed.
• In the second part the most common approaches and architectures em-
ployed to realize Digital Pulsed Width Modulators are discussed. In
literature, several DPWM architectures have been proposed, basically
divided into three sub-categories: Counter Based DPWM, Delay-Lines
based DPWM, and Hybrid DPWM, that tries to merge the advantages of
the two previous categories.
• Finally, the design of an Digital Pulsed Width Modulator is presented.
The circuit has an all digital architecture and it’s design is completely
based on standard cells simplifying porting when technology dimen-
sions scale down. The circuit is capable to perform frequency spreading
on the generated output pulsed-width modulated waveforms. First, the
whole DPWM architecture is explained in detail, then the circuit sizing
details are provided and the major components of deterministic jitter are
analyzed. Finally , the results of experimental measurements on the test-
chip are provided and discussed, and a comparison with the state of art
is done.

Spread Spectrum Technique
S
pread Spectrum [1] is a well known technique that allows to spread the
energy associated to each harmonic of a square-wave signal over a cer-
tain bandwidth, mitigating the peak power level and reducing the EMI. it con-
sists in slowly sweeping the frequency of the signal within a given frequency
range and with a given modulation profile. The Modulation Gain is defined as
the ratio between the peak power level of the n-th harmonic of the unmodu-
lated signal, and the peak power level of the n-th harmonic of the modulated
signal. The Modulation gain that can be obtained with the spread spectrum
approach depends on modulation parameters, such as frequency deviation and
modulation frequency, and on modulation waveform. Nowadays, a large num-
ber of applications like clock generation in high performance digital circuits
[2–6], high speed serial links [7, 8] and switching power converters [9–12]
use Spread Spectrum clocking technique. The procedures to evaluate the peak
power level of frequency modulated waveforms are prescribed by EMI stan-
dards [13–16]. They require the analysis of the signal with a spectrum analyzer
in swept-frequency mode with a predetermined resolution bandwidth (RBW),
depending on the frequency of the waveform, and peak-type detector.
In literature, a Fourier series approach is often used to study the spectrum
of frequency modulated waveforms as in [1]. This kind of approach leads
in many cases in very different results when compared to experimental data
obtained using a spectrum analyzer set with the EMI requirements on mea-
surement [13–16]. This difference is due to the fact that the combined effect of
the spectrum analyzer RBW and peak-type detector is not taken in account in
the Fourier series analysis. For example, when a modulation profile as the tri-
angular waveform, that is very common in literature, is analyzed using Fourier
series, it provides a flat spectrum, resulting the best modulation profile in terms
of modulation gain. Things change when the same triangular modulated wave-
form is analyzed taking in account the spectrum analyzer RBW and detector
effects, because the spectrum obtained isn’t totally flat anymore. A modula-
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tion profile that gives a modulation gain higher than the triangular one when the
spectrum analyzer RBW and detector are considered is empirically obtained in
[17].
The work in [18] studies the problem of obtaining the spectrum of modu-
lated waveforms analytically considering the combined effect of the spectrum
analyzer RBW and detector, also showing for the first time that the optimal
modulation frequency is close the spectrum analyzer RBW, when the peak
type detector is considered. In [18, 19] the analytical approximation of the
spectrum of modulated waveform obtained assumes the continuity of the mod-
ulating waveform, but in the case of discontinuous frequency modulated wave-
forms, only a coarse approximation is provided. The work in [20] extendes
to frequency-discontinuous modulating waveforms the analysis of [18, 19].
From the applications point of view, having discontinuous frequency modu-
lated clock signals does not result in any problem in high performance digital
circuits clocking and switching power converters. This work also shows that
discontinuous modulated waveforms con achive higher modulation gain in-
stead continuous modulated waveform. in [20] is also obtained, in a closed
form, the spectrum of a discontinuous frequency modulated signal, consider-
ing the effects of the spectrum analyzer RBW and detector.
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2.1 Continuous Frequency Modulated Waveforms
Consider the function u(t) as a clock signal with a constant frequency f0.
Using the Fourier series analysis, it can be written as:
u(t) =
+∞∑
k=−∞
I0 k
2
· exp [j2pik f0t]. (2.1.1)
To obtain the frequency modulated signal us(t) from u(t), a change of
the time variable is needed:
us(t) = u(t
′) (2.1.2)
where:
t′ ≡ t+ δ
fm
fmt∫
−∞
V (τ) dτ (2.1.3)
where V (t) is a periodic function of unity period of values in [-1,1]. Merging
the previous equations 2.1.1 2.1.2 and 2.1.3, the frequency modulated signal
us(t) can be written as:
us(t) =
+∞∑
k=−∞
I0 k
2 · exp
[
j2pik f0
(
t+ δfm
fmt∫
−∞
V (τ) dτ
)]
=
=
+∞∑
k=−∞
1
2Ik(t) =
I0 0
2 +
+∞∑
k=1
Re [Ik(t)].
(2.1.4)
The instantaneous frequency f(t) of this waveform can be easily com-
puted as:
f(t) = 12pi
d
dt
[
2pif0
(
t+ δfm
fmt∫
−∞
V (τ) dτ
)]
=
= f0 (1 + δ V (fm t))
(2.1.5)
where fm is the modulation frequency, and δ is the relative frequency
deviation of the frequency modulated waveform:
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Figure 2.1.1: Model of a swept frequency spectrum analyzer in peak
hold mode
δ =
∆f
fo
. (2.1.6)
In the following of this chapter, assuming that k ·∆f  f0 we can put
the focus on the spectrum of a single frequency modulated harmonic Ik(t)
without considering the effect of the possible frequency overlapping of the
modulated spectrums of the neighbor harmonic. The modulation gain is:
Gain ≡ I0 k
max [S(fc)]
(2.1.7)
where I0 k is the amplitude of the unmodulated harmonic, that for a
perfect square wave of amplitude A is given by:
I0 k = 2A
sin
(
kpi/2
)
k pi
(2.1.8)
and S(fc) is the spectrum of the frequency modulated harmonic Ik(t),
and it’s maximum is the spectrum peak value.
EMI measurement standards [13–16] prescribe that the spectrum of a fre-
quency modulated waveform must be measured by a swept-frequency spec-
trum analyzer in peak hold mode. This instrument can be modeled as shown in
Figure 2.1.1. In this model the effect of the spectrum analyzer RBW is repre-
sented by a band pass filter with impulse response h(t, fc) centered around the
frequency fc, followed by a peak detector. The filter impulse response h(t, fc)
can be written as:
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(ht, fc) = h0(t) · exp [j2pifct] (2.1.9)
where h0(t) is a low pass impulse response with -3 dB bandwidth RBW. The
output signal of the filter can clearly be written as:
Ib(t, fc) =
+∞∫
−∞
Ik(t− τ) · h(τ, fc) dτ. (2.1.10)
Considering the effect of the peak-type detector, the spectral component
S(fc) plotted by the spectrum analyzer at frequency fc corresponds to the
maximum absolute value of Ib(t, fc):
S(fc) = max |Ib(t, fc)| . (2.1.11)
The work in [19] introduces the criterion bandwidth defined as:
Bsw ≡
√
4k∆f · fm (2.1.12)
In [18, 19] it is demonstrated that no reduction of the peak spectral
components can be achieved if RBW  Bsw. Contrariwise, in the hypoth-
esis of RBW  Bsw, it is shown that the output of the pass band filter in
Figure 2.1.1 can be approximated as follows:
Ib(t, fc) ∼=
∑
n
(−jk f ′(tn))−1/2h(t− tn, fc) Ik(tn) (2.1.13)
where tn are the time instants at which the instantaneous harmonic fre-
quency k · f(t) corresponds to the filter center frequency fc:
k · f(tn) = fc. (2.1.14)
Since we are interested in analyzing the properties of clock waveforms
in frequency spreading applications, we will focus on the hypothesis when
RBW  Bsw.
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Figure 2.1.2: Schematic illustration of the output of the bandpass fil-
ter Ib(t, fc) considering a triangular modulation for two different filter
center frequencies.
In Figure 2.1.2 is shown the output of the band-pass filter of Figure 2.1.1,
in case of a triangular modulated waveform for two different frequencies fc1
and fc2. The frequency fc1 is chosen in the proximity of the harmonic cen-
ter frequency k · f0, while fc2 is chosen close to the upper instantaneous har-
monic frequency k · (fo + ∆f). The plot of Figure 2.1.2 shows that in the
case of fc1, successive terms of the summation in (2.1.13), h(t− tn, fc) and
h(t− tn+1, fc) do not interfere. Therefore, the value of Ib(t, fc), correspond-
ing to S(fc), is independent from fc but exclusively depends on the maximum
value of h(t, fc) (approximately equal to RBW) and the first derivative of the
instantaneous frequency f(t). In the case of fc2 instead, always with refer-
ence to Figure 2.1.2, the two consecutive pulses of the summation in (2.1.13)
h(t− tn, fc) and h(t− tn+1, fc) overlap. This overlap may lead to construc-
tive or destructive interference, in dependence on the phase of the two pulses
and then by the specific value of fc2. These interferences generate an oscillat-
ing behavior in the spectrum. When the two pulses mentioned above interfere
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Figure 2.1.3: Spectrum S(fc) of the first harmonic of a
clock signal with triangular modulation (∆f=5MHz, fm =40kHz,
RBW=100kHz)
constructively, the maximum output value of the filter increases, thereby in-
creasing the peak value of the spectrum S(fc) of the frequency modulated
waveform, and reducing the modulation gain achievable according to (2.1.7).
Figure 2.1.3 shows the simulated Spectrum S(fc) of the first harmonic
(k=1) of a clock signal with triangular modulation assuming ∆f=5MHz and
fm=40kHz, analyzed with RBW=100kHz. It can be observed that, for fc
close to f0, as in the case of fc1, the spectrum is almost flat and the modulation
gain in this region corresponds to the ratioRBW/ 2
√
f ′(t). Otherwise when the
frequency fc is chosen close to the upper or lower instantaneous frequencies,
respectively f0 + ∆f f0 −∆f , the oscillating behavior is present. When the
interference between the two pulses is constructive, the maximum value of the
spectrum S(fc) increases reducing the achievable modulation gain. Consider-
ing the same scenario, Figure 2.1.4 shows, just like Figure 2.1.2, the output of
the band pass filter in Figure 2.1.1, but with the difference that in this case, the
modulating waveform is a sawtooth waveform.
The figure highlights that, regardless of the chosen fc, the time distance be-
tween two consecutive pulses is kept constant, and these pulses never interfere
with each other. At this point, according to (2.1.13), we would expect a flat
spectrum without any oscillating behavior. In Figure 2.1.5 is shown the sim-
ulated spectrum of a sawtooth modulated waveform with the same f ′(t) with
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Figure 2.1.4: Schematic illustration of the output of the bandpass fil-
ter Ib(t, fc) considering a sawtooth modulation for two different filter
center frequencies.
respect to Figure 2.1.3 (∆f=5MHz, fm =80kHz). As expected, the modula-
tion gain is much better than the one obtained with the triangular modulation,
but surprisingly it is as good as the modulation gain achievable in the flat part
of the spectrum because a little oscillating behavior, not predicted in (2.1.13),
is still present. However, the nature of the oscillating behavior in Figure 2.1.5
has a different nature than the oscillating behavior in Figure 2.1.3. In this
case, the oscillation is due to the discontinuity of the instantaneous modu-
lating frequency. In fact, in the method of stationary phase used in [19] to
derive (2.1.13), the continuity of the first and second derivatives of the phase
is required [21]. For that reason, in the following subsection, another approxi-
mation of Ib(t, fc) is derived, this time taking into account the discontinuity of
the modulating waveform.
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Figure 2.1.5: Spectrum S(fc) of the first harmonic of a clock signal
with sawtooth modulation (∆f=5MHz, fm =80kHz,RBW=100kHz)
2.2 Discontinuous Frequency Modulated Waveforms
In the previous section, it has been noted that discontinuous modulation pro-
files can help avoiding the interference at the output of the band-pass filter in
Figure 2.1.1, that are the causes of the oscillating behavior, obtaining a bet-
ter modulation gain with respect to continuous modulated waveforms. This
happens because frequency discontinuity allows to realize modulations with
a single phase stationary point (tn) per modulation period, reducing in this
way the constructive interference between successive phase stationary points.
But it has been also shown that in the spectrum of discontinuous frequency
modulated waveforms, an oscillating behavior is still present not predicted in
(2.1.13), and this oscillating behavior is due to the discontinuity of the modu-
lating waveform. To overcome this problem in the analytic study of the spec-
trum of discontinuous modulated waveforms, the number of frequency dis-
continuous points must therefore be minimized as well. To derive a model of
Ib(t, fc) valid for discontinuous modulated waveforms, the signal described in
(2.1.4) must be considered, where V (t) is a monotonic function in t ∈ [0, 1]
with the following constraints:
{
V (0) = −1
V (1) = +1
(2.2.1)
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In this way the only frequency discontinuous points are located in n · Tm,
where Tm is the reciprocal of the modulation frequency fm. Under this
position, the value of Ib(t, fc) can now be computed as a summation of
integrals with continuous integrands:
Ib(t, fc) =
+∞∑
n=−∞
(n+1)·Tm∫
n·Tm
Ik(τ) · h(t−τ, fc) dτ. (2.2.2)
Each integral in the summation in (2.2.2) can now be computed with
the method of stationary phase, since it’s integrands are continuous as
required in [21, 22]. In our asymptotic approximation requires the following
conditions: √
k∆f · fm  RBW, (2.2.3)
k∆f  fm. (2.2.4)
The condition in (2.2.3) is the criterion-bandwidth condition already
discussed in the previous subsection. The second condition is always verified
in spread spectrum application. In fact, under more simpler Fuorier analysis,
in a frequency modulated signal where Tm is the modulation frequency, the
components in the Fourier spectrum are spaced by fm. The ratio k · ∆f/fm
corresponds to the number of frequency components within the frequency
modulation range, therefore if k · ∆f  fm no modulation gain is possible.
Merging the condition in (2.2.3) and (2.2.4), with the assumption that the
modulation function V (t) is monotonic, each integral in (2.2.2) can be
approximated as:
(n+1)·Tm∫
n·Tm
Ik(τ) · h(t−τ, fc) dτ '
' 1√
kf ′(t0)
Ik(tn)h(t− tn, fc) ejpi/4 · Γ
(
δt
√
pik f ′(t0)
) (2.2.5)
where:
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Γ(t) ' 1
2
(
1 + C
[√
2
pi
· t
]
+ S
[√
2
pi
· t
])
, (2.2.6)
δt = min [t0, Tm − t0] . (2.2.7)
In (2.2.6) C(t) and S(t) are the well known Fresnel integrals. The
point tn = t0 + n · Tm is the single phase stationary point in the interval
τ ∈ [n · Tm, (n+ 1) · Tm]. The stationary point in [0, Tm], time instant t0,
as before, can be computed as the point at which the instantaneous harmonic
frequency k · f(t) corresponds to the filter center frequency fc in [0, Tm]
interval:
k · f(t0) = fc t0 ∈ [0, Tm] . (2.2.8)
Substituting (2.2.5) in (2.2.2) we have:
Ib(t, fc) '
'
+∞∑
n=−∞
1√
kf ′(t0)
Ik(tn)h(t− tn, fc) ejpi/4 · Γ
(
δt
√
pik f ′(t0)
)
.
(2.2.9)
According to this equation, the filter response Ib(t, fc) is a superposi-
tion of equally spaced pulses h(t− tn, fc), which amplitude is modulated
by the Γ function. This function accounts for the effect of frequency dis-
continuous points. The spectral component S(fc), which corresponds to the
maximum value of the filter output in Figure 2.1.1, can be computed when
two pulses do not overlap each other. Since the time spacing between each
consecutive pulse is Tm, and the duration of each pulse is approximately the
RBW, two consecutive pulses do not interfere when:
fm  RBW, (2.2.10)
in this hypothesis:
S(fc) ' I0 k 1√
kf ′(t0)
max [h0(t)] · Γ
(
δt
√
pik f ′(t0)
)
(2.2.11)
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Figure 2.2.1: Modulation gain achieved with different modulations by
varying fm with fixed ∆f=5MHz and RBW=100kHz
and the spectrum of a frequency modulated harmonic of the modulated
waveform can be written as:
S(fc) ' I0 kmax[h0(t)]fm ·
1√
k∆f
fm
V ′(fmt0)
· Γ
(
fmδt
√
pik∆ffm V
′(fmt0)
)
.
(2.2.12)
The Figure 2.1.5 shows how really good is the analytical approximation
of S(fc) in (2.2.11) with respect to the simulation results.
Starting from the approximation in 2.2.11, the work in [20] formulates
an optimization problem for the analytical determination of a discontinuous
waveform which equalizes peaks in frequency domain and therefore provides
an optimal modulation gain. This optimal discontinuous frequency modulation
waveform, providing the highest modulation gain, is computed numerically as
a solution of a non linear first order, boundary value problem with a Dirichlet
boundary condition. In real applications, on the other hand, it is very helpful to
have a closed form expression for the modulation waveform. The work [20] in
addition provides a sub optimal modulation function that can be obtained as a
solution of a linear differential equation, that can easily be solved analytically.
In Figure 2.2.1, different modulation techniques are compared in term of
achieved modulation gain, by varying the modulation frequency fm. It is con-
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sidered the case in which ∆f=5MHz, RBW=100kHz and fm is varied be-
tween 10kHz and 500kHz. It can be seen that, in accordance with 2.2.12,
when fm  RBW , the modulation gain increases with fm. When fm be-
comes comparable to RBW, the condition in (2.2.10) is no more verified and
the approximation in (2.2.12) becomes less accurate. With fm  RBW , the
spectrum analyzer filter doeas not have any effect on the spectrum anymore,
and the spectrum of the frequency modulated waveform in this condition can
be computed with the simple Fourier analysis. In fact, the modulation gain
decreases with the increasing of fm, because in the Fourier analysis the mod-
ulation gain is proportional to
√
∆f/fm. The Figure 2.2.1 also shows that
the optimal discontinuous modulation derived in [20] also achieves the abso-
lute maximum modulation gain, 16.5dB, that is is 0.5dB and 2dB higher than
the highest modulation gains achievable by using sawtooth modulation and
frequency continuous optimal modulation, derived in [18, 19], respectively.
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Digital Pulsed Width
Modulators
A digital pulse width modulator (DPWM) produces a fixed frequencyclock signal with a digitally adjustable duty cycle, and it is an essential
circuit block for fast-emerging digitally-controlled switching regulators used
for supplying uniform power to loads. Digital implementations of these con-
trollers for DC/DC converters presents many advantages compared to analog
implementation: programmability, flexibility, ability to create complex control
laws, immunity to variations in process or operating conditions (PVT), and
easy portability when the technology scales down [1–7]. Typical requirements
for such DPWM include high resolution, good linearity, and low power dissi-
pation. In addition, in order to cover a wide variety of switching supply appli-
cations, it is necessary for the DPWM to support a wide range of operating fre-
quency. The issue of obtaining a high resolution is very important in DPWMs
to avoid limit cycling [8, 9]. In literature, several DPWM architectures have
been proposed, and a classification is given in [10]. Counter-based DPWM
[11, 12], despite the easy implementation and near perfect linearity, are lim-
ited by the fact that high input clock frequency is required. In fact, to obtain
a N-bits resolution, the switching period Ts = 1/fs is subdivided in 2N slots,
and a counter clocked by a frequency of 2N ·fs is required. For example, for an
output switching frequency of 1MHz and a 8-bit resolution, a 256GHz clocked
counter would be necessary. Adding one resolution bit would double the input
frequency of the counter. Hence, the power dissipation increases exponentially
with the number of resolution bits. Delay-Line based DPWM overcomes this
limitation by using a tapped delay-line and a multiplexer [13]. In this archi-
tecture, the duty-cycle of the output signal is adjusted by selecting different
tap positions on the delay-line. Therefore, the resolution is determined by the
unit stage delay rather than by the input clock frequency. Unfortunately, in this
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architecture the total delay of the delay-line should be equal to the reference
clock period. The resolution in this topology is determined by the delay of
the single delay-element unit of the delay-line. For that reason the delay-line
is a part of a delay-locked-loop (DLL), that generally requires analog circuits
like charge-pump, loop-filter and so on. As a consequence of the presence of
analog circuits, area and power increase, and the design is not easy portable
with new technology nodes. In this DPWM topology, increasing the resolution
demands shorter delays of the single delay-element unit, and consequently a
larger number of delay-elements on the delay-line. Reaching N-bit resolution
requires 2N − 1 delay-elements, and adding one resolution bit requires double
the number of delay-elements. All of this means a larger silicon area request.
Self-oscillating delay-line [2, 14] do not require neither an external clock fre-
quency nor a DLL to work, sinche the delay-line is closed in a ring-oscillator
configuration. This architecture has the advantage of an easy implementation
with all-digital hardware, but on the other hand it still requires a large silicon
area, and the performances are strongly related to PVT variations. Hybrid ar-
chitectures try to merge the advantages of both counter based and delay-line
based topologies. In this configuration, a counter is used to obtain a coarse
resolution, while the fine resolution is obtained through a delay-line and multi-
plexer architecture. Hybrid DPWM are divided in self-oscillating, [15–17], in
which the delay-line is configured as a ring oscillator, and non self-oscillating,
[18] [19], where there is no inner clock generation. In the following subsection
will be analyzed the most recurrent topologies in DPWM literature.
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3.1 Counter Based DPWM
The counter based DPW is the simpliest digital PWM architecture, that can
be obtained using an N-bit counter and N-bit comparator as shown in Figure
3.1.1. In this configuration, the digital code K is used to set the comparing
value of the comparator.
Figure 3.1.1: A simple counter based DPWM architecture
When the counter output is less than the K value, the output of the com-
parator A < B remains high-level, and it stays high until the counter output
becomes equal or higher than the K value, then it goes low-level. The pulse-
width generated corresponds to the digital code K. In this architecture, for an
N-bit counter based DPWM with an output frequency of fDPWM , the input
reference clock required is fCLK = 2NfDPWM , and the modulation rate is:
D =
TK
TDPWM
=
K × TCLK
2N × TCLK =
K
2N
(3.1.1)
where TK is the on time of the DPWM pulse controlled by K, and it’s
value goes from 0 to 2N − 1. As seen the resolution in this topology is
proportional to the input reference clock. for this reason, this architecture is
not suitable for high resolution implementation. The work in [20] tries to
provide a new approach for DPWM design, which uses RC charge to perform
digital to time conversion and further extend the resolution of the conventional
counter-based DPWM. This approach splits the term TK of (3.1.1) in two
elements, TK1 and TK1:
D =
TK
TDPWM
=
TK1 + TK2
TDPWM
=
TK1
TDPWM
+
TK2
TDPWM
. (3.1.2)
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Figure 3.1.2: Architecture of counter-based DPWM using RC charge [20]
When using an m-bit counter-based DPWM with the reference clock
fCLK for TK1, therefore, referring to equation (3.1.1), TK1/TDPWM is
given by:
D =
TK1
TDPWM
=
K1 × TCLK
2m × TCLK =
K
2N
(3.1.3)
where K1 is the digital setting code from 0 to 2m − 1. TK2 is an n-bit
resolution extention from the m-bit counter DPWM under the same fCLK ,
and it can be expressed by:
TK2 =
K2
2n
× TCLK (3.1.4)
where TK2 is the digital setting code from 0 to 2n − 1. The Duty cycle
will become:
D =
K1
2m
+
K2
2m+n
=
2n ×K1 +K2
2m+n
(3.1.5)
3.1. COUNTER BASED DPWM 25
Figure 3.1.3: Structure of current source selector [20]
The architecture of the DPWM proposed in [20] is shown in Figure 3.1.2.
Consider VC as the charging voltage performed by current I charging through
R and C after TK2 time, and VC is given by:
VC = I ×R× (1− e
−TK2
RC ) (3.1.6)
where I is the current from the current source selector in Figure 3.1.3
with a unit current i for each current source, controlled by 1/K2. Let
RC > 1/TK2, then expanding the exponential of (3.1.6) in a series and
ignoring the items with high power, VC will become:
VC = (
I
C
)× TK2 = 1
K2
× ( i
C
)× TK2 = 1
2n
(3.1.7)
which behaves like capacitor integration. By selecting i/C = 1/TCLK ,
when VC charges to the reference voltage VREF corresponding to 1/2n
at t = TK2, the extended pulse output TK2 with n-bit resolution will be
generated.
With reference to Figure 3.1.2, the current source selector controlled by
digital value K2 uses an n to 2n decoder (Figure 3.1.3) to select 2n current
sources corresponding to 1/K2. Each output of the decoder enable one current
source, where the current source I0 selected by K2 = 0 has a large charging
current to make VC be immediately larger than the reference voltage VREF ,
such that the Q output of DFF1 (PWM OUT) is almost equal to TK1 once
K2 = 0. This architecture extends the counter based DPWM resolution from
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m bits (of the counter), to n+m bits under the same reference clock. On the
other hand, this architecture adds hardware complexity with analog compo-
nents due to RC charge. It results in a greater demand for area, and a reduction
in portability when the technology when dimensions scale down. In addition
the improvement in resolution isn’t still as good as in delay-line based archi-
tectures, specially with segmented ones, and hybrid.
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3.2 Delay Line Based DPWM
To avoid the high reference frequencies required in counter based DPWM,
delay-line based architectures for DPWMs are employed. A classic and simple
delay-line based architecture is shown in Figure 3.2.1, constructed by a cascade
of delay-cells, a multiplexer, and a SR flip-flop.
Figure 3.2.1: Delay-Line DPWM architecture
When the reference clock fCLK enters the delay-line, the output of the SR
flip-flop is set to the high level. By setting the n-bit code, the desired delay
signal is selected at the output of the multiplexer, and it resets the the SR flip-
flop until the next clock enters again. In this way, a modulated pulse signal is
generated, with a frequency fCLK equal to the reference clock frequency, and a
duty cycle related to the number of delay-elements selected by the multiplexer
setting code. In this architecture, the total delay of the delay-line must be at
least equal to the reference clock period TCLK . The linearity of the delay-line
based DPWM is affected by the mismatch of the delay-cells caused by PVT
variations [21], and thus more hardware components are required for better
performance and linearity [22]. For achieving a better resolution, this DPWM
requires a larger amount of delay-cells and a large scale multiplexer.
A segmented binary-weighted delay-line can also be used, as shown in Fig-
ure 3.2.2 for a 3-segment, 6-bit DPWM [23]. The additional delay compensa-
tion circuit is not shown for simplicity. Each segment has a 4-to-1 multiplexer
controlled by two bits of d[n]. The delay in each of the four elements of the
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Figure 3.2.2: Simplified block diagram of a 3-segment, 6-bit DPWM [23]
ith segment is given by:
∆ti = 4∆ti−1 = 22i∆t0 (3.2.1)
The ∆ti delays are created by simply replicating the ∆t0 delay-cell, re-
sulting in the same overall number of delay-cells, neglecting the additional
dummy load cells. The modest area reduction compared to the traditional
non-segmented delay-line DPWM comes from the multiplexer, since a 64-to-1
multiplexer is replaced by four 4-to-1 multiplexers.
To optimize area and power consumption of [23], the work in [24] uses
Figure 3.2.3: Conceptual block diagram of an 8-bit self-calibrated seg-
mented DPWM [24]
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Figure 3.2.4: Self-oscillating segmented DPWM architecture [25]
identical, turnable delay-elements instead of replicating ∆t0. The control volt-
age of each segment, Vcntrl is adjusted to meet (3.2.1) using a delay-locked
loop (DLL), as shown in Figure 3.2.3 for an 8-bit DPWM, where the embed-
ded DLL is used to linearize a segmented DPWM. Using this self-calibrated
architecture, each segment is identical and differs only in its Vcntrl. Each seg-
ment’s DLL calibrates the delay-cells to be four times longer than the previous
segment. While this approach can achieve very good linearity with a minimum
number of delay-cells (2N instead of 2N ), the four DLLs consume a large area.
The same work [24] then proposes a compromise between the architectures of
Figure 3.2.1 and Figure 3.2.3 with single DLL DPWM architecture.
A self-oscillating segmented-hybrid DPWM is proposed in [25], and it is
shown in Figure 3.2.4. The counter values are generated by the 4-bit MSBs
(d[9: 6]) while the segmented delay-lines are controlled by the 6-bit LSBs
(d[5:0]). There are three in total while each segment is controlled by two bits.
The three delay-lines unit used are 1-unit, 4-unit and 16-unit delay-cells. The
total delay of the delay-line is adjusted so that the total delay is equal to the
clock reference which is provided as output from the counter.
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Figure 3.2.5: DPWM architecture based on delay-lines and ring oscil-
lator [14]
In [14] is proposed a DPWM architecture based on delay-lines and ring
oscillator, as in Figure 3.2.5 where an example of a 4-bit DPWM is shown. It
consists of four digitally programmable delay-cells, D1 to D4, two 4:1 multi-
plexers and an S-R latch. The intermediate nodes between delay-cells, Q0 to
Q3, are connected to the inputs of the multiplexer MUX-B in sequence, while
the inputs of the multiplexer MUX-A are connected to the nodes, Q1 to Q4,
in reverse order. For coarse resolution of the DPWM, the output of MUX-A
is selected by the 2 MSBs of input digital command D. For fine resolution,
MUX-B is controlled by the 2 LSBs of D.
The outputs of MUX-A and MUX-B are respectively connected to the set
and reset ports of the S-R latch. The S port detects the rising edge of MUX-
A output signal and sets the S-R latch. The R port senses the falling edge
of the MUX-B output signal and resets the S-R latch. In the architecture in
Figure 3.2.5, the 2 MSBs of D select the rising edges of propagated signals,
Q1 to Q4, and start the output pulse signal. The falling edges of propagated
signals, Q0 to Q3, are selected by the 2 LSBs of D to define the end point
of output pulse. The falling delays are four times faster than the rising edge
delays. With this architecture, a 4-bit resolution of the PWM signal is achieved
with the hardware cost of 2-bit. Since the delay-lines are the main rate of area
occupation and power dissipation, the decreasing number of delay-elements
required means a considerable power and area saving. However, the delay
of delay-cells varies with PVT variations, and to maintain the monotonicity
and linearity, programmable delay-cells and a delay synchronization scheme
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are required to minimize the non linearity, and a delay-locked-loop (DLL) is
presented as illustrated in Figure 3.2.5.
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3.3 Hybrid DPWM
The hybrid DPWM architectures provide sensible advantages over both the
counter and the delay-line approaches. Hybrid DPWM are introduced to pro-
vide high resolution, high frequency DPWM without the need for a very high
input clock frequency (as in counter based DPWM), or a very large area as in
pure delay-line based DPWM. In the hybrid DPWM, a coarse resolution is ob-
tained using a counter circuit, while fine resolution is gained with the help of
a delay-mux architecture. In the approach proposed in [1], an n-bit resolution
is achieved using an nc-bit counter, where ncln, and the remaining nd-bits of
resolution are obtained from a tapped delay-line, where nd = n− nc.
Figure 3.3.1: Simplified diagram of the 4-b hybrid DPWM [1]
A simplified diagram of the hybrid DPWM in [1] is shown in Figure 3.3.1,
while in Figure 3.3.2 its operating waveforms are shown. In this case a 4-bit
resolution (n = 4) is obtained using a 2-bit counter (nc = 2) and a four-cell
ring oscillator (nd = 2, 2nd = 4), in which the delay-cells consists of resettable
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Figure 3.3.2: Operating waveforms of the 4-bit hybrid DPWM [1]
flip-flops. When a switching cycle begins, the output of the SR flip-flop is set,
setting to high the DPWM output pulse c(t). The pulse that propagates through
the ring at the frequency 2ncfs = 4fs serves as the clock for the counter. The
entire switching period is divided into 2nd · 2nc = 16 slots. When the top nc
most significant bits of the digital input d are matched by the counter output,
and the tap selected by the nd least significant bits of d is reached by a pulse,
the output flip-flop is reset and the output pulse goes low. To adjust the switch-
ing frequency, determined by the number of cells and the cell delay in the ring
of Figure 3.3.1, additional elements between flip-flop output and the follow-
ing delay-cell can be inserted. The additional delay-elements can be standard
logic gates, or gates with adjustable delay, if switching frequency tuning or
synchronization with an external clock are desired.
In [26] is proposed a hybrid DPWM that uses a phase interpolator (PI) for
the fine duty-cycle adjustment instead of the delay-line. The phase interpola-
tor takes two input clocks with different phases and produces a clock with a
new phase in-between via interpolation. In Figure 3.3.3 is shown the architec-
ture, consisting in a low-power relaxation oscillator, a programmable digital
counter, digital phase interpolators, and a final SR-latch. It is a self-oscillating
topology, with the clock generated by a relaxation oscillator. Two clock signals
PIROUT and PISOUT are generated by the digital counter and phase interpo-
lator stages together, and respectively resets and sets the output clock via the
SR-latch. Therefore the duration of the duty cycle of the output clock is deter-
mined by the delay between PIROUT and PISOUT . First, the digital counter
produces PIRIN [1 : 0] and PISIN [1 : 0] according to the coarse control input
code Ddutyc [4 : 0], and sets the delay coarsely. The delay spacing between the
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Figure 3.3.3: Architecture of the phase-interpolating hybrid DPWM [26]
two clocks of each counter output, for example PIRIN [0] and PIRIN [1], is
equal to one oscillator clock period. To produce a finer resolution, this delay is
then interpolated according to Ddutyr [5 : 0] by the phase interpolator stages to
generate the PIROUT and PISOUT timings. In addition, to uniformly main-
tain the duty cycle linearity of the DPWM, the operating frequency of the re-
laxation oscillator and phase interpolators is controlled by one Vbias input, that
makes phase interpolators operate normally regardless of oscillation frequency
change by PVT variation. The drawback of this architecture is that the time
resolution isn’t the same for all the output frequency range, but it drastically
reduces at low frequencies. In addition, it isn’t capable to produce frequency
spreading on the generated output waveform.
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All-Digital DPWM Supporting
Multiple Outputs and Spread
Spectrum Capability in 130nm
CMOS
I
n the following chapter the proposed all-digital Pulsed-Width Modulator
(DPWM) is presented. It exploits an all-digital architecture, without the
need of loops to perform frequency synthesis and spreading, avoiding the limi-
tations of analog circuits in implementing frequency discontinuous modulation
profiles. The design is based on standard-cells, thus simplifying the porting in
new technologies when the technology scales down in dimensions.
The top-level diagram of the developed DPWM is shown in Figure 4.0.1.
The proposed DPWM works with an input clock signal CLK having a con-
stant period TCLK = 1/fCLK and a 50% duty-cycle, and the reference clock
frequency is assumed fCLK = 10MHz. The architecture proposed is based
on digitally-controlled delay-lines, dimensioned on the period of an internal
Digitally Controlled Oscillator (DCO) and not on the period of the reference
clock TCLK . This allows to reduce the dimension of the delay-line maintaining
an high resolution. The circuit generates four output pulsed-width modulated
square-wave signals, with a programmable duty-cycle value. The outputQN is
generated imposing the desired output period and duty-cycle. The output QP
is a replica of QN , but with a programmable guard time ∆τG on both edges,
as shown in Figure 4.0.2. The guard time programmability of the DPWM
provides the opportunity to achieve optimum efficiency in a DC-DC converter
including synchronous rectifier. The other two outputs, nQN and nQP , are re-
spectively the complementary of the outputs QN and QP . The output signals
are produced using the four digitally-controlled delay-lines (DCDL), named
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Figure 4.0.1: The proposed DPWM architecture
∆SN and ∆RN for the outputs QN and nQN , and ∆SP and ∆RP for the out-
puts QP and nQP , digitally controlled by the Modulator.
Each delay-line is in charge of generating an output clock edge within a
DCO period. The input signals are normalized to the reference clock period
TCLK . Those signals, after being processed by the Modulator, are normal-
ized to the DCO period TDCO to be processed by the Duty-Cycle and Period
Synthesizer (DCPS). The normalization is made employing the output of the
Measurement Unit TCLK/TDCO. The Measurement Unit is included to com-
pensate process, voltage and temperature (PVT) variations, and is realized us-
ing a counter and all single-edge triggered flip-flops. The ratio TCLK/TDCO is
obtained by counting the number of both rising and falling edges of the DCO
within a time window multiple of the reference clock period TDCO. The DCPS
is able to position output clock edges anywhere within a DCO period, and gen-
erates the inputs (INxx) and the control words (δxx/TDCO) of the four DCDL.
Before entering as an input in the DCDLs, the control words are normalized
to the DCDL resolution tR by the constant ratio TDCO/tR. The output signals
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Figure 4.0.2: Outputs and ∆τG guard time meaning
are generated through two Auto-Pulsed SR Latch (AP-SR Latch). These AP-
SR Latches have been employed to automatically return in the hold state after
a set or reset event, thus avoiding the forbidden state. The developed all-digital
DPWM has been implemented by using only standard cells.
A Full-Custom layout has been realized for the Delay-Line Block, includ-
ing the DCO and the Latches, in order to mitigate the asymmetries components
and improve the linearity, while an automatic place & route design is used to
design the Processor Block. This chapter is organized as follows. The circuit
implementation details are given in § 4.1 4.2 4.3 4.4, while in § 4.5 the circuit
sizing is discussed. Finally, § 4.6 reports the test-chip experimental measure-
ment results.
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4.1 Modulator Block
The Modulator block determines the shape of the modulation, the modulation
depth and the modulation frequency by computing the instantaneous output
signal period Ti normalized to the input clock period TCLK .
Figure 4.1.1: Modulator Block
The circuit is synchronized by the input clock CLK and includes only
positive edge flip-flops. The instantaneous output signal period Ti is computed
by adding the desired output period T0 to the instantaneous period deviation
∆Ti, that can be obtained as:
∆Ti(t) = h(fmt) ·∆T (4.1.1)
where ∆T is the maximum period deviation, h(fmt) is the modulation
profile function, whose value ∈ [0, 1), and fm is the modulation frequency. In
Figure 4.1.2 the definition of modulation parameters ∆T and fm is explained.
As shown in Figure 4.1.1, an accumulator generates the phase signal
fmt ∈ [0, 1) by counting the elapsed time normalized to the modulation period
1/fm. This signal feeds the blocks which generates the four different modu-
lation profiles. Sawtooth and Triangular profiles are realized respectively di-
rectly using the phase signal, or with a 1’s complementer at the output of the
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Figure 4.1.2: Modulation parameters for a downspreading modulation
(Triangular shape)
accumulator. Hershey Kiss and SubOptimal Discontinuous modulation are
implemented by using a piecewise approximation. The argument x = fmt
belongs to the interval [0, 1). This interval is subdivided in 64 segments, and
in each segment the waveform is approximated with a straight line, as follows:
h(x− xk) ' Ak +Bk(x− xk) (4.1.2)
The coefficients Ak and Bk are obtained from a best-fit of the required
modulation profile and are stored in a look up table realized hard wired, that
is, with the use of boolean functions and interconnections embedded into
the circuit, without the need of an SRAM and therefore with a considerable
saving of area.
The desired modulation profile can be chosen by using sel0 and sel1 sig-
nal. The output of the multiplexer, the modulation profile function h(fmt),
is finally multiplied by the maximum period deviation ∆T and added to the
desired output period To to obtain the instantaneous output period Ti. Please
note that both ∆T and To are normalized to the input clock period TCLK , and
therefore the instantaneous output period itself will be normalized to TCLK :
Ti(t)
TCLK
= h(fmt)
∆T
TCLK
+
To
TCLK
(4.1.3)
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Figure 4.1.3: Rescaling at the end of the Modulator block
Generally a frequency modulation instead of the period modulation 4.1.3 is
required. The instantaneous frequency of the output waveform, for an ideal
down-spreading modulation, is:
fi(t) = fo −∆f · h(fmt) (4.1.4)
and the ideal instantaneous period is given by;
Ti(t) =
1
fi(t)
=
1
fo
1
1− ∆ffo h(fmt)
(4.1.5)
By expanding (4.1.5) in Taylor series we have:
Ti(t) =
1
fi(t)
=
= 1fo
[
1 + ∆ffo h(fmt)−
(
∆f
fo
h(fmt)
)2
+ . . .
]
(4.1.6)
Comparing (4.1.6) and (4.1.3) we have that, for ∆f/fo, the period modulation
(4.1.3) approximates the ideal frequency modulation (4.1.4), with:
fo =
1
To
;
∆f
fo
=
∆T
To
(4.1.7)
In a practical DPWM application the value of ∆f/fo is a few percent,
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Signal MSB LSB maximum minimum resolution
To
TCLK
27 2−12 To 6 256TCLK To > TCLK 2−12 · TCLK
∆T
TCLK
26 2−5
∆T
To
6 12800TCLK
To
%
∆T
To
> 0% 3.12TCLK
To
%
fm
fCLK
2−9 2−24 fm 6 40 · 10−4fCLK fm > 0 5.96 · 10−8fCLK
Table 4.1.1: Meaning and range of Modulator input signals
and after several system-level simulations, by varying modulation depth,
frequency and profile and we found that for ∆f/fo ≤ 0.1 the use of (4.1.3)
in place of (4.1.4) does not appreciably modify the spectrum of the output
waveform.
The Table 4.1.1 reports the exact meaning of the Modulator block inputs.
With a reference clock of fCLK = 10MHz, the output frequency To could go
from 10MHz downto 40kHz, the maximum relative modulation depth ∆T/To
is 50 % in the worst case (To = 256TCLK) and the maximum modulation
frequency is 40kHz with a resolution of 0.6Hz.
At the end of the Modulator block, the instantaneous output signal pe-
riod Ti is normalized to the DCO period TDCO by multiplying the output
of the Modulator block Ti(t)/TCLK to the output of the Measurement Unit
TCLK/TDCO, as shown in Figure 4.1.3. Then the instantaneous output signal
on-time is calculated multiplying Ti(t)/TDCO to the input duty-cycle signal
DC, whose maximum value is 1, obtaining Ton(t)/TDCO. Finally, even the
guard time τG/TCLK is normalized to the period of the DCO.
The Table 4.1.2 reports the exact meaning of the inputs. The duty-cycle
DC is given as a fraction of the output desired on-time output period , so its
MSB is equal to 2−1 and its maximum value is 1. The resolution has been
Signal MSB LSB maximum minimum resolution
DC 2−1 2−19 Ton < 100To% Ton > 0% 1.9 · 106To
τG
TCLK
2−4 2−9 τG ≤ 12.4TCLK τG ≥ 0 1.95 · 10−3TCLK
Table 4.1.2: Meaning and range of DPWM input signals
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chosen 2−19 in order to match resolution of the delay-lines even when the
output signal period is the maximum available. The guard time, considering
a reference clock of fCLK = 10MHz, has a resolution of about 200ps and a
maximum value of 12.4ns.
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4.2 Measurement Unit
As introduced in § 4 and subsequently explained in § 4.1, the Modulator block
determines the instantaneous output period Ti(t) normalized to the input clock
period TCLK . Before entering the DCPS, Ti(t) is normalized to the DCO
period TDCO by multiplying Ti(t)/TCLK to TCLK/TDCO.
Figure 4.2.1: Measurement Unit
The value of TDCO is strictly related to the delay-lines resolution tR, be-
cause as explained in § 4.4.4 the ratio TDCO/tR is a constant value. To com-
pensate the variations of tR with the PVT operating condition of the circuit,
the Measurement Unit constantly tracks the value of TCLK/TDCO, by count-
ing the number of DCO clock edges (both rising and falling) in a time window
equal to a multiple of the clock period d · TCLK , as shown in Figure 4.2.2
where d is an input parameter whose values can be selected between 2, 4, 8
and 16.
In Figure 4.2.1 is shown the circuital scheme of the Measurement Unit. As
it can be easily seen, to count both rising and falling edges of the DCO clock
no dual-edge triggered flip-flop has been employed, thus reducing the circuit
complexity.
The output of the Modulation Block is :
Yn =
d · TCLK
TDCO
2
± εY (4.2.1)
where εY is a quantization error, and it is between -1 and 1. Therefore,
the ratio TCLK/TDCO can be computed as:
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Figure 4.2.2: Example of operation of the Measurement Unit
TCLK
TDCO
=
Yn
2d
± εY
2d
(4.2.2)
where the measurement error on TCLK/TDCO is:
εTCLK/TDCO =
εY
2d
(4.2.3)
By choosing d = 16, we can evaluate the maximum error on TCLK/TDCO as:
εTCLK/TDCO ≤ 0.03125 (4.2.4)
Please note that the maximum value of the error εTCLK/TDCO does not
depend neither on TCLK nor on TDCO, and therefore does not vary with the
PVT operating conditions of the circuit.
By expanding equation (4.2.3) in Taylor series and truncating at the first
order it is possible to evaluate the error on the measured TDCO:
εTDCO/TCLK =
(
TDCO
TCLK
)2
εTCLK/TDCO (4.2.5)
and therefore:
εTDCO =
T 2DCO
TCLK
εTCLK/TDCO (4.2.6)
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Considering the slow corner in which fDCO = 250MHz, and a reference
clock frequency of fCLK = 10MHz, and setting d = 16, taking in account
equation (4.2.4), we can evaluate εTDCO
εTDCO < 5ps (4.2.7)
The total measurement time results equal to:
Tmeas = d · TCLK (4.2.8)
Parameter Value Annotations
MSB of
TCLK
TDCO
25
LSB of
TCLK
TDCO
2−5
εTCLK/TDCO Tmeas
2 0.25 2·TCLK
d 4 0.125 4·TCLK
8 0.0625 8·TCLK
16 0.03125 16·TCLK
Table 4.2.1: Measurement Circuit parameter and performances
The Table 4.2.1 summarizes the meaning and sizing of the parameters of
the Measurement Unit. The MSB have been chosen considering the fast corner,
in which fDCO = 625MHz. In that case, with fCLK = 10MHz, the ratio
TCLK/TDCO is equal to 62.5, thus the MSB has been chosen equal to 25.
The LSB is related to the resolution. With reference to the equation (4.2.2),
considering that Y n is integer, and the maximum value of d is 16, the LSB
must be chosen equal to 2−5. As it can be easily seen, parameter d gives a
trade-off between measurement time and accuracy.
50 4. ALL-DIGITAL DPWM IN 130nm CMOS
4.3 Duty-Cycle and Period Synthesizer
The Duty-Cycle and Period Synthesizer (DCPS) generates the input signals for
the four delay-lines ∆SN , ∆RN , ∆SP , ∆RN , as shown in Figure 4.0.1. The
behavior of the DCPS can be explained as follows, assuming that the DCPS
is triggered on the DCO rising edge. For simplicity, let us consider only the
generation of QN (nQN is the complementary) outputs, as the generation of
the other two outputs QP and nQP is similar. The signal ∆ti(k) is the time
difference between the next DCO rising edge and the subsequent rising edge
of the output waveform QN at the k-th clock cycle, while ∆ton(k) is the time
difference between the next DCO rising edge and the subsequent falling edge
of the output waveformQN at the k-th clock cycle, both signals are normalized
to TDCO.
Figure 4.3.1: DCPS signals meaning and timing, only one edge gen-
erated in a DCO period
When ∆ti(k) and ∆ton(k) are > 1, no edge is generated for the output
waveform within the k+1-th clock period, thus, the signals INSN and INRN ,
feeding the two DCDLs ∆SN and ∆RN , are not switched. The signals ∆ti(k)
and ∆ton(k) will be reduced by 1 at the next clock tick ( it means that the time
interval between DCO rising edge and output waveform edges will be reduced
by TDCO at the next clock tick ) and therefore ∆ti(k + 1) = ∆ti(k) − 1 and
∆ton(k + 1) = ∆ton(k)− 1.
Figure 4.3.1(a) shows what happens when only a rising edge of the output
waveform is generated in the k+1-th DCO clock cycle. In this case, ∆ti(k) < 1
and ∆ton(k) > 1, the signal INSN is set to high, and the control word of
the DCDL δSN/TCLK is set to ∆ti(k). Finally the signals are updated, with
∆ti(k + 1) = ∆ti(k) + Ti/TDCO while ∆ton(k + 1) is decreased by 1 as in
the previous case.
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Figure 4.3.2: DCPS signals meaning and timing, both edges generated
in a DCO period
The analogue case is when only a falling edge of the output waveform
is generated in the k+1-th DCO clock cycle, and it’s shown in Figure 4.3.1(b).
This time ∆ti(k) > 1 and ∆ton(k) < 1, the signal INRN is set to high, and the
control word of the DCDL δRN/TCLK is set to ∆ton(k). The signal ∆ti(k+1)
is updated as in the case when no edge is generated, while ∆ton(k + 1) =
∆ti(k) + Ton/TDCO .
Finally, in Figure 4.3.2 is shown the case when both output waveform
edges are generated in the k+1-th DCO clock cycle. In this case both ∆ti(k)
and ∆ton(k) are < 1, INSN and INSN are both set to high, and δSN/TCLK
is set to ∆ti(k) while δRN/TCLK is set to ∆ton(k). The signal ∆ti(k + 1) is
updated to ∆ti(k) + Ti/TDCO, while ∆ton(k + 1) could be updated in two
different ways, depending on whether ∆ton(k) is greater or less than ∆ti(k).
if ∆ton(k) > ∆ti(k) (case ((b)), then ∆ton(k + 1) = ∆ti(k) + Ton/TDCO.
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4.4 Delay-Line Block
A fundamental element of the proposed digital pulsed width modulator is the
design of the digitally controlled delay-line (DCDL) employed to generate
the output modulated-pulse waveforms, as introduced at the beginning of this
chapter. The design of the DCDL is a very important issue, since INL of
these components translates in duty-cycle jitter. In literature, two main ap-
proaches are used to design a DCDL, and they are the MUX-DCDL [1–6] and
the delay-elements DCDL (DE-DCDL) [7–11]. In MUX-DCDL approach, to
select desired delay a chain of delay-cells and a multiplexer is employed. The
main drawback of this topology is that the MUX delay (tmin) increases with
the increase of the number of cells, resulting in a trade-off between delay-range
and minimum delay. In [1], a tree-based multiplexer topology is employed to
reduce the large tmin of MUX-DCDLs. This however results in an irregular
layout that adds an additional severe trade-off between linearity and delay-
range. DE-DCDLs are based on a regular cascade of equal delay-elements and
include both a forward and a reverse propagation path. In this circuit, the mul-
tiplexer of the MUX-DCDL is conceptually spread among all cells, making
tmin very low and independent of the number of cells. The structure of DE-
DCDL is regular, providing an easy design at layout level, and a very good
parasitics matching, achieving therefore a good linearity. The DE-DCDL pro-
posed in [12] is based on a forward propagation path composed by a cascade
of inverters, and a reverse path of 2-to-1 MUX. This solution, despite its sim-
plicity, presents a very poor linearity due to the imbalances between the cells
in forward and reverse path. another drawback of this solution is the large
multiplexer delay which worsen the resolution. To overcome this issue and
achieve a better linearity, an architecture of DE-DCDL using the same kind of
cell in both forward and reverse path could be employed. The TINV topology
in [13] for example uses a multiplexed composed by three-state inverters on in
both forward and reverse path. The resolution obtained is tR = 2 · tTINV . The
NAND based DCDL [7, 8] also present the same gates on both paths, but those
elements are composed by only two-inputs NAND gates, obtaining very good
linearity and resolution. In this case tR = 2 · tNAND. On the other hand, the
NAND based DCDL proposed in [7, 8] may result in severe glitching prob-
lems, as shown in [14], where a solution to resolve the glitching problem is
given. To avoid glitching problems, The NAND-based DCDL in [14] presents
two different control bits for each delay-element. Since each control bits need
to be driven by a different flip-flop, the architecture of [14] requires two flip-
flops for each delay-element, resulting in a large area and power dissipation.
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Figure 4.4.1: Digitally Controlled Delay-Line employed in the pro-
posed DPWM
To overcome this issue, in [15] is proposed another glitch-free NAND based
DCDL, requiring a single control bit for each delay-element. This architecture
introduces an additional inner propagation loop between the delay-elements
to eliminate glitching. Unfortunately, the propagation path of the inner loop
can result in a very long settling time, by limiting the frequency at which the
DCDL can be switched. The DCDL employed in the proposed DPWM uses
the delay-element of [14] but changes the encoding of the control bits. In this
way a novel driving-circuit, requiring a single flip-flop for each delay-element,
can be employed.
4.4.1 NAND-based Digitally Controlloed Delay-Lines
The structure of proposed DCDL [12] is shown in Figure 4.4.1 and it is com-
posed by a cascade of equal NAND based delay-elements (DE). In each DE
four NAND gates are employed for the signal propagation, where A is the the
fast input, and two dummy NAND gates, highlighted in gray, are employed to
obtain the same load for all the NAND gates. Thanks to this architecture, if
the DCDL layout is properly arranged, the monotonicity of the delay chain is
guaranteed and also the linearity is very good. The delay of the DCDL is con-
trolled by two sets of control bits, named Si and Ti. Consider c as the control
code of the DCDL, Si bits encode c by using a thermometric code:
Si = 0 for i < c
Si = 1 for i ≥ c (4.4.1)
and Ti bits encode c using a one cold code:
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Si Ti DE State
0 0 Pass
1 1 Turn
1 0 Post Turn
Table 4.4.1: Logic-States of each DE in proposed DCDL
Ti = 0 for i < c and i = c+ 1
Tc = 1 in remaining cases
(4.4.2)
According to the chosen control bit encoding,, each DE can be in one of
possible three states, as shown in Table 4.4.1.
Due to the fact that dummy cells are employed to provide the same load to
every NAND gate in Figure 4.4.1, which therefore in a first order approxima-
tion present the same delay, we can write the delay δ from IN to OUT as:
δ = 3tNAND + 2tNAND · c = tmin + tR · c (4.4.3)
where
tNAND =
tNAND,LH + tNAND,HL
2
(4.4.4)
while tNAND,LH and tNAND,LH represent the delay of each NAND
gate for low-to-high and high-to-low output transition respectively. Equation
4.4.3 suggests that the resolution of each DE is tR = 2tNAND, while the
minimum delay of the DCDL is tmin = 3tNAND. The logic states of each DE
are not independent each other, but the possible logic states of the i+1-th DE
are given by the state of the i-th DE, as reported in Table 4.4.2
A common issue that affects system employing DCDL is glitching. As
shown in [14] the NAND based DCDL proposed in [7, 8] may result in se-
vere glitching problems that avoid the employ of these topologies in digitally-
controlled oscillators (DCO) and in SSCG applications [6, 12]. A NAND
based DCDL is glitch free when for every possible switching of the control
bits doesn’t produce a glitch event. To avoid glitching problems a precise time
constraint is required in the switching of the control bits. In [12] two different
control bits for each delay-element of the NAND based DCDL are introduced,
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i-th Valid i+1-th Notes
DE state DE state
Pass
Pass Post-Turn after Pass
Turn is not possible
Turn
Turn Pass after Turn
Post-Turn is not possible
Post-Turn Turn
After Post-Turn
only Turn is allowed
Table 4.4.2: Possible i+1-th DE logic states related to i-th DE logic states
and a driving-circuit that computes Si and Ti with the correct time temporiza-
tion is presented. Since a different flip-flop is required to drive each control
bit, the architecture of [12] presents two flip-flops for each delay-element, as
shown in Figure 4.4.2, resulting in a large area and power dissipation.
In order to reduce the number of flip flops in the driving-circuit, using
the encoding shown in Table 4.4.1 and the constraints on logic states of two
consecutive DE reported in Table 4.4.2, it can obtained that the value of Si can
be computed as:
Si = Ti OR Ti−1 (4.4.5)
Deriving Si control bit from Ti and Ti−1 allows to employ a single flip-
flop for the generation of both Si and Ti control bits of the same i-th DE.
According to (4.4.5), a possible driving-circuit is shown in Figure 4.4.3.
Figure 4.4.2: Double Flip-Flop DCDL Driving-Circuit
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Figure 4.4.3: Single Flip-Flop DCDL Driving-Circuit Topology
4.4.2 Glitch-Free Driving-Circuit
Unfortunately, with the driving-circuit in Figure 4.4.3, glitch events occur. An
exhaustive analytical analysis has been performed to find all the possible cases
that have to be considered for glitching. In the following analysis, to general-
ize, the logic state of the input of the i-th DE is indicated as γ, because it can
be either 0 or 1. The arrival time of A input and B input of the NAND gates
are indicated as tA and tB respectively.
The first case is shown in Figure 4.4.4(a), where the i-th DE switches its
logic state from pass to turn. A possible glitch can occur in NAND3, due to the
fact that both inputs switch: A input switches from 0 to 1 due to the transition
of Si, while B input switches from 1 to γ¯ due to the transition of Ti. The
glitch occur if input A of NAND3 switches earlier than input B. This glitch
consists in a transition 1 → 0 → γ¯ and propagates to input A of NAND4.
With reference to Figure 4.4.4(a), tA = tSi,LH , and tb = tTi,LH + tNAND.
The first constraint to impose to avoid glitching is tB − tA < tNAND, that
therefore results:
tTi,LH < tSi,LH (4.4.6)
The second case is shown in Figure 4.4.4(b), where the i-th DE switches its
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Figure 4.4.4: Possible glitch event of NAND-based DCDL with the
driving-circuit of Figure 4.4.3 (1 of 3)
logic state from turn to pass. This is the opposite case of the previous one.
The glitch (γ → 0 → 1) is located again in NAND3, but this time the glitch
occurs if B input switches earlier than A input, thus requiring in this case the
condition tA − tB < tNAND to avoid the glitch event. From Figure 4.4.4(b)
we have tA = tSi,HL and tB = tTi,HL + tNAND, resulting in the following
constraint to impose:
tSi,HL − 2tNAND < tTi,HL (4.4.7)
In Figure 4.4.5 is reported the case in witch the logic state of the i-th
DE switches from turn to pass, while the logic state of the i+1-th DE switches
from post-turn to pass.
This time the glitch may occur in NAND4, because of the switching of both
input A, due to the HL transition of Si+1, and input B, due to the HL transition
of Si. if input B switches earlier than input A, at the output of NAND4 the
glitching event γ¯ → 0→ γ¯ occurs. The condition to impose to avoid glitching
is tA − tB < tNAND, where tA = tSi+1,HL + 2tNAND and tB = tSi,HL +
tNAND. This leads to the constraint:
tSi+1,HL < tSi,HL (4.4.8)
The forth case to analyze is shown in Figure 4.4.6, when the i-th DE
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Figure 4.4.5: Possible glitch event of NAND-based DCDL with the
driving-circuit of Figure 4.4.3 (2 of 3)
switches from pass to turn state, and the i+1-th De switches from pass to
post-turn state. This occurs when the delay control code c is decreased from a
value c > i+ 1 to c = i .
In this case, both inputs of NAND4 of the i-th DE and a glitch can occur at
its output. Referring to Figure 4.4.6 the A input switches from γ to 1 (because
Figure 4.4.6: Possible glitch event of NAND-based DCDL with the
driving-circuit of Figure 4.4.3 (3 of 3)
4.4. DELAY-LINE BLOCK 59
Figure 4.4.7: Single flip-flop glitch-free Driving-Circuit topology
of the low-to high (LH) switching of Si+1) while the B input switches from 1
to γ (because of the LH switching of Si). A glitch (γ¯ → 0→ γ¯ ) can occur
at the output of this gate if the A input switches earlier than the B input. The
glitch free operation requires tB − tA < tNAND. From the figure we note
that tA = tSi+1,LH + tNAND, while tB = TSi,LH + tNAND, that leads to the
constraint:
tSi,LH − 2tNAND < tSi+1,LH (4.4.9)
To avoid glitching events, The single flip-flop glitch-free driving-circuit
of Figure 4.4.7 has been employed. The circuit is composed by a cascade
of identical control-elements (CE), each implemented by using one flip-flop,
three NAND gates and one OR-AND-INVERT (OAI) gate to impose the
correct timing constraints on Si and Ti control bits. For simplicity we
will consider tOAI ' tNAND. In the driving-circuit in Figure 4.4.7, the
cascade of 3 NAND gates allows to compute different propagation delays for
low-to-high (LH) and high-to-low (HL) transitions of Ti. An HL transition of
the flip-flop quickly brings the output of the NAND3 Ti to 1, and therefore
tTi,HL = tNAND, while the LH transition requires the switching of all the
3 NAND gates, and therefore tTi,LH = 3tNAND. The propagation from the
output of the flip-flop to Si always goes through the cascade of the 2 NAND
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and the OAI gate, therefore tSi,LH = tSi+1,LH = 3tNAND. The LH transition
of the flip-flop output quickly brings Si+1 to low through the OAI gate,
therefore tSi+1,HL = tNAND. The opposite propagation instead requires the
switching of NAND1 and NAND2 of the i-th CE, and the transition of the OAI
of the i+1-th CE, therefore tSi+1,LH = 3tNAND. By substituting the obtained
delays in the constraints in (4.4.6)-(4.4.9), we can see that the contraints are
all respected and the time margin is 2TNAND, similarly to the double flip-flop
driving-circuit of [12]. With the driving-circuit in Figure 4.4.7 all the possible
switching cases of control bits Si and Ti have been verified with no glitch
occurred. The circuit in Figure 4.4.7 exploits the redundancy of control bits in
(4.4.5) with the encoding in Table 4.4.1 with a single flip-flop for each couple
of i-th control bits, resulting in a considerable reduction of area and power
dissipation in comparison to the double flip-flop driving-circuit proposed in
[12] (Figure 4.4.2).
4.4.3 Layout and Performances
The delay-element of the delay-lines employed in the proposed DPWM have
been realized full custom, balancing the capacitive loads on each interconnec-
tion to improve the delay-line linearity and reduce the INL. In Addition, the
delay-elements have been designed to build each the delay-line with a simple
juxtaposition of cells in a matrix layout. An example of the delay-line struc-
ture is reported in Figure 4.4.8. The control-elements of the driving-circuit
have been realized following the same principle, to have a symmetric Layout.
Figure 4.4.8: Delay-Line structure in the proposed DPWM
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Figure 4.4.9: Full Custom Layout of the proposed DPWM
The four DCDL blocks have been placed in a mirror structure, firstly flipping
one DCDL block horizontally, then flipping both vertically to obtain a sym-
metrical layout, as shown in Figure 4.4.9. The delay-lines and the DCO have
been placed as close as possible to each other, in order to match any possi-
ble PVT variation of the circuit. Note that the layout of Delay-Line block has
been realized in order to equalizes the parasitic, minimizing the differential
non-linearity (DNL) of the DCDLs.
To analyze the linearity of the Delay-Line block, the delay-lines have been
simulated for all possible control words. The simulations have been done con-
sidering a transistor level netlist of the Delay-Line block extracted from the
layout with the inclusion of parasitic. The post-layout simulation performance
LH case HL case
Tmin ps Tr ps Err ps Tmin ps Tr ps Err ps
Even 103.3 61.3 0.69 110.8 61.3 0.67
Odd 102.5 61.3 1.05 112.2 61.3 1.04
All 102.7 61.3 1.29 111.7 61.3 1.53
Table 4.4.3: Delay-Line block performances obtained by transistor-
level simulations
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of the Delay-Line block for typical corner are reported in Table 4.4.3 for the
Low-to-High case and Table 4.4.3 for the High-to-Low case. The technology
is UMC 130nm CMOS.
As discussed in § 4 each delay-line is able to generate a clock edge within
DCO time period TDCO, therefore for the choice of the number of delay-
elements N, the following constraint must be respected:
N · tR + tmin > TDCO (4.4.10)
The choice of number N will be explained in the following section § 4.4.4.
4.4.4 Digitally Controlled Oscillator
The Digitally Controlled Oscillator (DCO) is the core of the proposed DPWM.
As discussed in § 4, the delay of the delay-lines is dimensioned on the period
of the DCO. With reference to Figure 4.0.1, the output of the DCO is the clock
signal of the DCPS and the delay-lines. In addition the DCO is employed
ad both input and clock in the Measurement Unit ( § 4.2 ), where the ratio
TCLK/TDCO is measured to track PVT variations.
Figure 4.4.10: DCO scheme as a closed loop Delay-Line
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Corner tmin,DCO/tR
Slow 2.653
Typical 2.651
Fast 2.652
Table 4.4.4: tmin,DCO/tR value varying the corner
The DCO is composed by a 16-tap DCDL closed in a loop by a NAND
circuitry as shown in Figure 4.4.10. The period of the DCO TDCO can be
written as:
TDCO = 2 · (δDCO + tloop) (4.4.11)
Where δDCO is the delay of the delay-line employed in the DCO, and
tloop ' 3tNAND is the delay introduced by the NAND circuitry closing the
loop, referring to Figure 4.4.10. According to equation 4.4.3, and considering
NDCO = 16, the resolution of each DE tR = 2tNAND, and the minimum
delay of the DCDL tmin = 3tNAND, the period of the DCO can be written as:
TDCO = 2 · (tR ·NDCO + tmin + tloop) =
= 2 · (tR ·NDCO + tmin,DCO) (4.4.12)
where tmin,DCO = tmin + tloop.
As stated in § 4 and shown in Figure 4.0.1, the ratio TDCO/tR is a cru-
cial parameter in the circuit, due to the fact that it is employed in the DCPS
to normalize the control words of the delay-lines to the resolution tR. This
parameter is neither an input, nor calculated inside the circuit, but it is a con-
stant. For this reason, it must not change in presence of process, voltage and
temperature variations. According to equation (4.4.12):
TDCO
tR
= 2 · (NDCO + tmin,DCO
tR
) (4.4.13)
SinceNDCO is a fixed value equal to 16, the only parameter that could vary
is tmin,DCO/tR. To ensure the stability of tmin,DCO/tR for PVT variations,
extensive simulations have been done considering a transistor level netlist of
the DCO block extracted from the layout with the inclusion of parasitic, for
slow, typical and fast corner. The post-layout simulation performance of the
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DCO block are reported in Table 4.4.4. It can be seen that varying the corner,
the value of tmin,DCO/tR varies only on the third decimal number.
Since TDCO have been explained, now we can choose the correct number
of the delay-elements N of each delay-line as seen in equation (4.4.10), as
anticipated in § 4.4.1. Inserting equation (4.4.12) in (4.4.10), we have:
N > 2 ·NDCO + 2 · tmin,DCO
tR
− tmin
tR
(4.4.14)
Extrapolating the values tmin/tR ≤ 2 and tmin,DCO/tR ≤ 3 respec-
tively from Table 4.4.3 and 4.4.4, and considering NDCO = 16, from equation
4.4.14 we have N > 36. In the realized circuit, in order to optimize the
symmetry of the layout of the delay-lines, N is chosen equal to 40.
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4.5 Jitter Analysis and Circuit Sizing
The two main sources of jitter are the delay asymmetries introduced by the
Delay-Line block, and the jitter sources due to the Modulator block and the
Duty-Cycle and Period Synthesizer (DCPS) block. The jitter components in
the Delay-Line block are reported in Table 4.4.3. In the following section, a
theoretical jitter analysis for the Modulator block the DPS Synthesizer block
is discussed. The Figure 4.5.1 shows the portion relevant for the jitter analysis
of the Modulator and DCPS blocks. Please note that, when the modulation is
turned off, ∆T/TCLK is equal to 0, and Ti/TCLK = To/TCLK , therefore in
these condition the Modulation Profile block does not introduce jitter.
Figure 4.5.1: Portion of the circuit relevant for the jitter analysis (with-
out modulation)
As explained in § 4.3, the DCPS generates the input signals for the delay-
lines ∆SN , ∆RN , ∆SP , ∆RP , as showed in Figure 4.0.1. The DCPS block
generates the control words δSN/tR, δRN/tR, δSP /tR, δRP /tR, and the input
signals INSN , INRN , INSP , INRP with the help of a Next Edge Computator,
a finite state machine (FSM), as shown in Figure 4.5.1. For simplicity, in
the following analysis, the four control words are generalized with δxx, and
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the four input signals with INxx. The signal δxx/TDCO represents the ratio
between the delay of the generated output edge from the DCO rising edge and
the whole DCO period. Its maximum value is 1, due to the fact that each output
edge can be positioned in a timing window of one DCO cycle. Therefore the
MSB of δxx/TDCO is 2−1, and since δxx/TDCO is on 14 bit, the LSB is 2−14.
The signals δxx/TDCO are then scaled to the resolution tR by a multiplication
with TDCO/tR, that is a fixed value. The first jitter component taken in account
is due to the quantization of δxx/tR, and it corresponds to the error due to the
resolution of the delay-line, and it is independent from the architecture and
sizing of the DCPS. Let us call this jitter component JabstR :
JabstR = 0.5 · tR. (4.5.1)
The second jitter component is due to the error on TDCO/tR. As dis-
cussed in § 4.4.4, this value is fixed, and from equation (4.4.13) and Table
4.4.4, is equal to 37.306 in the worst case. The signal TDCO/tR is on 7 bit,
with an MSB equal to 25 and a LSB equal to 2−2. With these specification, the
closest value to 37.306 that can be imposed is 37.25, thus the jitter component
due to the error on TDCO/tR is:
JabsTDCO/tR = 0.056 · tR. (4.5.2)
The third jitter component is due to the quantization of δxx/TDCO and
can be easily written as:
JabsDelay/TDCO = 2
−14 · TDCO
tR
· tR = 2.3 · 10−3 · tR. (4.5.3)
Let us now analyze the error on the period introduced by the Measure-
ment Unit output TCLK/TDCO. It affects both the generation of the output
period through the signal To/TDCO, and the generation of the on-period
through the signal Ton/TDCO. Considering the component of the error related
to the output period To/TDCO due to the error on TCLK/TDCO, according to
equation (4.2.4), we have:
εperTo/TDCO = 0.03125 ·
To
TCLK
. (4.5.4)
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With an input clock frequency of 10MHz, we obtain:
εperTo/TDCO = 0.0003125 · To. (4.5.5)
When the output clock frequency is chosen equal to 10MHz, the error
becomes:
εperTo/TDCO = 31.25ps ' 0.5 · tR. (4.5.6)
By generalizing for different values of To and d (see § 4.2), the value of
the error on the period due to the Measurement Unit is a fixed percentage of
the To, independent from PVT variations, and it can be written as:
εperTo/TDCO = (
0.5
d
) · To%. (4.5.7)
For what concerns the component of the error on the period related to
the on-period Ton/TDCO, since the maximum value of the DC input signal is
1, we can easily obtain:
εperTon/TDCO = εperTo/TDCO . (4.5.8)
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4.6 Test-Chip Measurements
The circuit has been fabricated in UMC 130nm CMOS technology and is in-
cluded in a 44 pin test chip. The DPWM layout and IC Micrograph are shown
in Figure 4.6.1. The total DPWM area is 0.182mm2. The block including
the delay-lines and their driving-circuits, the DCO and the SR Latch has been
designed full custom and its placement has been carried manually, while the
remaining parts have been implemented by place&route tools.
Figure 4.6.1: IC Micrograph and DPWM layout
4.6.1 Measurement Unit Verification
The first performed verification is on the Measurement Unit, since a malfunc-
tion of the Measurement Unit compromises the overall functionality of the
DPWM circuit. As shown in Figure 4.0.1, and more accurately in Figure 4.1.3,
the output of the Measurement Unit is employed to normalize the input signals
to the DCO clock period. The verification of the Measurement Unit is possi-
ble by using the signal TCLK/TDCO at the output of the test chip, allowing
the constant monitoring of the DCO period, since the input clock frequency
is known. The parameter TDCO, as seen in § 4.4.4, is directly related to the
delay-lines resolution tR, since the ratio TDCO/tR is a constant value.
The Measurement Unit performances have been analyzed by evaluating the
TDCO measured value varying the supply voltage for different input clock fre-
quencies, as shown in Figure 4.6.2. The parameter d has been chosen equal to
4.6. TEST-CHIP MEASUREMENTS 69
Figure 4.6.2: Experimental TDCO values obtained for different supply
voltage and clock frequency
16. In Figure 4.6.3 is displayed the measurement spread ∆TDCO given by the
maximum difference between the TDCO values measured at each supply volt-
age. The data obtained confirm the correct operation of the Measurement Unit.
Figure 4.6.3: Experimental ∆TDCO values obtained for different sup-
ply voltage and clock frequency
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In fact, by varying fCLK , the obtained TDCO value is the same for the same
supply voltage, and the maximum value of ∆TDCO is 1.3ps. From the theo-
retical analysis made in § 4.2, considering that in these measurements fDCO
is in the order of 550MHz, while fCLK is in the order of 10MHz, substituting
those values in the equation (4.2.6), we can obtain that εTDCO ' 1ps, and the
maximum value of the measurement spread is ∆TDCO = 2 · εTDCO ' 2ps,
according to the obtained measured values of TDCO.
4.6.2 Guard Time Programmability Verification
The guard time (∆τG) programmability of the DPWM outputs, as said in § 4,
provides the opportunity to achieve optimum efficiency in a DC-DC converter
including synchronous rectifier.
Figure 4.6.4: Guard time programmability verification for a) ∆τG =
12.4ns, b) ∆τG = 1ns, c) ∆τG = 0ns
To evaluate the correct functionality of the DPWM in generating replica
output waveform with a programmable guard time on the edges, an extensive
set of simulations have been done. According to Table 4.1.2, with an input
clock of fCLK = 10MHz, the maximum ∆τG achievable by the circuit is
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12.4ns, while the resolution is 200ps. In Figure 4.6.4 are shown the cases in
which the imposed ∆τG is 12.4ns (a), 1ns (b), and no guard time imposed (c).
4.6.3 INL Verification
The analysis on the linearity of the DPWM have been performed by measuring
the duty-cycle varying the input duty-cycle code (DC), for different output
waveform frequencies. Integral non linearity (INL) error is described as the
deviation, in LSB or percent of full-scale range (FSR), of an actual transfer
function, that in this case is the measured Ton period of the output waveform,
from the expected Ton period imposed by the duty-cycle code. The expected
Ton period has been adjusted with information about offset (intercept) and gain
(slope) error, as in the best straight line INL approach. This approach yields
the best repeatability, and it serves as a true representation of linearity.
Figure 4.6.5: DPWM INL versus imposed duty-cycle, at fout = 10MHz
The Figure 4.6.5 demonstrates the linearity of the DPWM in adjusting the
duty-cycle with 11-bit resolution at an output frequency of 10MHz. The INL
is less than 1.25 LSB, demonstrating excellent linearity and resulting in a res-
olution of 60ps. The Figure 4.6.6 instead shows the linearity of the DPWM
adjusting the duty-cycle with 18-bit resolution at an output frequency 100kHz.
Even in this case, the resolution is maintained 60ps, resulting in an INL less
than 1.6 LSB. The results again demonstrate excellent linearity across a wide
range of operating conditions, and the resolution doesn’t decrease with the de-
creasing of the output frequency, but it is kept constant (60ps) for a wide output
72 4. ALL-DIGITAL DPWM IN 130nm CMOS
frequency range. Please note that the resolution obtained is equal to the delay-
line resolution obtained with transistor level simulations including parasitics
reported in § 4.4.3 and Table 4.4.3.
Figure 4.6.6: DPWM INL versus imposed duty-cycle, at fout = 100kHz
4.6. TEST-CHIP MEASUREMENTS 73
4.6.4 Verification with Modulation
The following section shows the most significant measurements of the exten-
sive verifications done on the DPWM chip when the modulation is on. The Fig-
ure 4.6.7 shows the experimental instantaneous output frequency of the output
waveform QN of the DPWM obtained with fCLK = 10MHz, fm = 10kHz,
fout = 10MHz and ∆f/fout = 9%. All the four modulation profiles have
been considered: Triangular, Sawtooth, Hershey Kiss and SubOptimal Dis-
continuous.
The Figure 4.6.7 shows that the desired modulation profile is correctly
imposed by the circuit in down-spreading from the imposed output frequency
of 10MHz. In addition, it highlights the capability of the circuit to follow
Figure 4.6.7: Experimental Modulation Profiles by TDSJIT software
with fCLK=10MHz, fm=10KHz, fout=10MHz, ∆f/fout=9%, for a)
Triangular, b) Sawtooth, c) Hershey Kiss and d) SubOptimal Discon-
tinuous modulation profiles.
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perfectly all the desired modulation profiles, whether they be discontinuous as
Sawtooth, complex as Hershey Kiss and both discontinuous and complex as
the SubOptimal Discontinuous modulation profile.
The Figure 4.6.8 shows the experimental peak power reduction of the spec-
trum of the modulated waveform compared to the un-modulated waveform
measured by Agilent PSA E4445A spectrum-analyzer in Peak-mode and with
a resolution bandwidth (RBW) of 9kHz. The DPWM is configured in order
to employ Triangular (Figure 4.6.8 a)), Sawtooth (Figure 4.6.8 b)), Hershey
Kiss (Figure 4.6.8 c)) and SubOptimal Discontinuous (Figure 4.6.8 d)) modu-
lation profile with fm = 10kHz, fout = 10MHz and ∆f/fout = 9%, with a
Figure 4.6.8: Experimental Modulation Gain for different modulation
profiles: a) Triangular, b) Sawtooth, c) Hershey Kiss and d) SubOp-
timal Discontinuous modulation profiles (fm=10KHz, fout=10MHz,
∆f/fout=9%, RBW=9kHz).
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Figure 4.6.9: Experimental Modulation Gain for different modula-
tion profiles and modulation frequencies (fout=10MHz, ∆f/fout=9%,
RBW=9kHz).
input clock frequency of 10MHz. The results in Figure 4.6.8 highlights that a
considerable improvement in the peak power reduction of the spectrum can be
obtained by discontinuous modulated waveforms with respect to the continu-
ous modulated ones.
As reported in Figure 4.6.9, in order to evaluate the modulation gain, the
Figure 4.6.10: Experimental Modulation Gain for SubOptimal Dis-
continuous modulation profile with fm = 12kHz, fout=10MHz,
∆f/fout=9%, RBW=9kHz.
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frequency modulated output waveform spectrum is measured by using Agilent
PSA E4445A spectrum-analyzer in Peak-mode and with a resolution band-
width (RBW) of 9kHz, varying the modulation frequency for the four different
modulation profiles, with an output frequency of 10MHz and a 9% modulation
depth.
The Figure 4.6.9 shows that the highest modulation gain is obtained by us-
ing the SubOptimal Discontinuous modulation profile, that achieves a slightly
better result than the Sawtooth, while it achieves an improvement in modula-
tion gain larger than 2dB with respect to the continuous modulation profiles
(Triangular and Hershey Kiss). The results shown in Figure 4.6.9 are in ac-
cordance with the theoretical analysis done in § 2 [16]. The measured spec-
trum that achieves the best modulation gain is also reported in Figure 4.6.10,
and it is obtained with the SubOptimal Discontinuous modulation profile for
fm = 12kHz.
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4.6.5 Comparison with the state of the art
The performances of the DPWM IC are reported in Table 4.6.1 and compared
with the state of the art. The developed circuit improves the resolution with
respect to the previous art [17] [18] [19]. Please note that the proposed cir-
cuit does not decrease the time resolution with the increase of the period of
the output waveform as in [19]. In fact, with a output waveform frequency
of 10MHz, the resolution is 11-bits, resulting in a time resolution of ' 60ps,
while decreasing the output waveform frequency to 100kHz, the time resolu-
tion is maintained ' 60ps, thus the bit resolution increases to 18-bit. As re-
gards the frequency spreading, in literature this technique is not yet widespread
in the realization of the DPWM, as instead for spread spectrum clock genera-
tors and high speed serial links. To the best of our knowledge, this represents
the first DPWM that can perform frequency-discontinuous modulation. The
area and power data can result higher than the previous art, but we can note
that when the modulation is considered [20] these values tend to grow. In ad-
dition the proposed circuit provides 4 different output signals, requiring twice
the number of area relative to the delay-line and a greater logic.
Reference Approach Tech VDD fout,max Resolution n of Freq. Disc. EMI Red. Area Power
nm V MHz bits fout Phases Spread Mod Params dB mm2 mW
Lukic et al. Self Osc. 180 1.8 12.3 10 12.3MHz 1 No No n.a. n.a. 0.028 1
TPE’07 +Σ∆
Barai et al. Non Self 350 3.3 1 8 1MHz 1 No No n.a. n.a. 0.07 n.a.
TPE’10 Oscillating
Lee et al. Hybrid 250 2.5 10 9 10MHz 1 No No n.a n.a 0.15 2.36
ECCE’2014 10 100kHz
Pareschi et al. Analog FM 180 2 1 n.a. n.a. 1 Yes No ∆f = 0.2MHz 10.1 0.1 10.45
TCS’2014 Digital core fm = 35kHz
RBW=9kHz
This Work All-Digital 130 1.2 10 11 10MHz 4 Yes Yes ∆f = 0.9MHz 16 0.182 14
Delay-Lines 13 1MHz fm = 12kHz
18 100kHz RBW=9kHZ
Table 4.6.1: Circuit performances and comparison with the state of the art
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Conclusions
I
n this thesis an all-digital Pulsed-Width Modulator (DPWM) has been pre-
sented in all it’s aspects: design, simulations and post fabrication mea-
surements. The proposed DPWM is also capable of performing frequency
spreading on the generated output waveforms to reduce EMI. The architecture
of the proposed DPWM is fully digital, without the need of loops to perform
frequency synthesis and spreading, avoiding the limitations of analog circuits
in implementing frequency discontinuous modulation profiles. The design is
based on standard-cells, thus simplifying the porting in new technologies when
the technology scales down in dimensions. The architecture proposed is based
on digitally-controlled Delay-Lines, dimensioned on the period of an internal
Digitally Controlled Oscillator (DCO) and not on the period of the reference
clock, reducing this way the required area of the Delay-Line and maintain-
ing an high resolution at the same time, independently from the chosen output
waveform frequency. The circuit generates four output pulsed-width modu-
lated square-wave signals, with a programmable duty cycle value, and a pro-
grammable guard time, that provides the opportunity to achieve optimum effi-
ciency in a DC-DC converter including synchronous rectifier. The circuit has
been fabricated in UMC 130nm CMOS technology and is included in a 44
pin test chip. The experimental results highlight the capability of the circuit
to follow perfectly all the desired modulation profiles, whether they be dis-
continuous as Sawtooth, complex as Hershey Kiss and both discontinuous and
complex as the SubOptimal Discontinuous modulation profile.
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